Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Under Construction

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Hagiwara joined Sony in 1975 to work for his dream of building an artificial intelligent (AI) robot system with the smart and real time vision system.

The front page of the Sony Family Journal of January 2003 issue No.142/Vol17 shows the Atom Boy.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Hagiwara worked on CCD image sensors from 1975 till 1980. Then Hagiwara started building the digital CCD camera system.

Hagiwara team in Sony in 1989 built the 25 nano sec access time 8 M bit Cache SRAM for fast image data acquisition from CCD image sensor signal output and reported the results at ISSCC1989

Then Hagiwara started working on the micro controller chips, SPC400 and SPC800 series for the Sony consumer products.



9 Artificial Intelligent Image Sensor

In 2001 Hagiwara was invited in the International Conference ESSCIRC2001 in Vilach, Austria to talk about his dream on the entertainment consumer products including the AIBO robot system which was made possible with many important semiconductor components including the intelligent image sensor chip.



AIBO Model ERS-110



AIBO Model ERS-210

Yoshiaki Hagiwara



$AIBO \, Model \, SDR\text{-}3$

In 2008 Hagiwara was invited in the International Conference ESSCIRC2008 in Edinburgh, Scotland UK, to talk about his dream on the entertainment consumer products including the real time fast dedicated cell processor engines, the Cell/B.E. and Toshiba Spurs, for the PS3 game machine.



Sony/IBM/Toshiba Cell/B.E. and Toshiba Spurs Engine Mitsuo Saito at ICD-ARC Panel, May 13, 2008

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Software approach of Real Time Pattern Recognition is also one of the AISP efforts. However, to utilize real time software approach effectively, we need to design first a powerful hardware real time engine, which is much more powerful than Intel processors and Cell processors.



45 nm Cell/B.E. Die Photo by Osamu Takahashi, ISSCC2006

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

A powerful hardware real time engine needs first a very fast memory unit and a very powerful ALU unit in parallel architecture.



45 nm Cell/B.E. Die Photo by Osamu Takahashi, ISSCC2006

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs a powerful hardware real time engine.

Prof. C. A. Mead and Yoshiaki Daimon Hagiwara working on the silicon chip design at Caltech in 1972



128-bit Multicomparator chip, designed by Hagiwara in 1972-1973 and fabricated by Intel PMOS process.



128 bit Multi Comparator Chip designed by Caltech Students and fabricated by Intel Ppocess. IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs a powerful hardware real time engine.



1971 Intel 1101 256 bit DRAM chip



128 bit Multi Comparator Chip

128 bit Multi Comparator Chip designed by Caltech Students and fabricated by Intel DRAM Process. IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs a powerful hardware real time engine.



128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel. IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs a powerful hardware real time engine.



128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel. IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs a powerful hardware real time engine.



Block Diagram of 128 bit Multi Comparator

Bit Paralle, Word Serial Organization

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel. IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs a powerful hardware real time engine.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

The output signal of an image sensor is buried in many kinds of noises and appears only in a short time slot ΔT during the total cycle time T.



The output signal VsigA(t) of the Single Sample Hold Circuit still includes a lot of noise component.

9 Artificial Intelligent Image Sensor

Our task is extracting the important information needed for us from the image sensor output signal which has many kinds of noise.



The output signal VsigA(t) of the Single Sample Hold Circuit still includes a lot of noise component.

9 Artificial Intelligent Image Sensor

The effort of extracting the important information needed for us is by definition the artificial intelligent signal processing (AISP).



The output signal VsigA(t) of the Single Sample Hold Circuit still includes a lot of noise component.

In 1972, M. White proposed Correlated Double Sample (CDS) circuit which has three sample hold circuits and one analog subtraction circuit to delete the undesired noise components of the output signal of CCD image sensors.



M .H. White, D. R. Lanpe, F. C. Blaha and I. A . Mack, "Characterization of surface Channel CCD Image Arrays at Low Light Level", IEEE Journal of Solid State Circuits, SC-9, pp.1-13 (1974)

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Only one CDS circuit was originally used in classical CCD image sensors.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

But now one CDS circuits was built in each column line.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

The correlated double sample (CDS) circuit needs a powerful hardware engine to perform analog signal subtraction function which must be implemented by a well balanced and carefully designed differential amplifier circuit built with the CMOS process technology.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

The intelligent circuit design of the correlated double sampling hold (CDS) is also one of the AISP efforts.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

The CCD image sensors with the CCD type CTD was built with the vertical and horizontal CCD type analog shift registers which are made of many CCD/MOS memory capacitors acting also as the in pixel Global Shutter Buffer Memory (GSBM).



the CCD image sensors with the Built in Global Shutter Function



However, the classical CMOS image sensors used the CMOS type charge transfer device (CTD) which had a problem of image distortion in moving objects by the rotary shutter effect.





the CCD image sensors with the Built in Global Shutter Function

the classical CMOS image sensors with rotary shutter effect

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

The in pixel Global Shutter Buffer Memory (GSBM) was needed absolutely in CMOS image sensors. Hinted by the CCD type CTD with the built in CCD/MOS capacitor type GSBM, Hagiwara in 1975 proposed to add one CCD/MOS capacitor type GSBM in each pixel with the three voltage level CTG operation scheme.



Yoshiaki. Hagiwara, Japanese Patent Applications JPA 1975-127647, JPA 1975-127647 and JPA 1975-134985.

9 Artificial Intelligent Image Sensor

1T1C DRAM has the N+ floating source diffusion as the memory capacitor.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

It is a natural choice to use also the floating diffusion for the GSBM for CMOS type CTD image sensors.



Guang Yang, Orly Yadid-Pecht, Chris Wrigley, and Bedabrata Pain, "A Snap-Shot CMOS Active Pixel Imager for Low-Noise, High-speed Imaging", Technical Journal of IEDM1998, 98-45, Dec 1998.

Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

The intelligent device design of the Pinned Photodiode (PPD) with low noise and very excellent light sensitivity is one of the AISP efforts.



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs many kinds of powerful hardware real time engines. Discrete Fourier Transformation (DFT) Engine is one of them which is essential for voice and picture recognition.

Conventional Uniform Interval $\Delta(T/N)$ DFT () Sampling Scheme



Conventional Uniform Interval Δ(T/N) DFT () Sampling Scheme Design and Performance Estimation of DFT Processing Circuits Japanese Patent Application JPA 2014-135497 filed on July 1, 2014 by Yoshiaki Hagiwara.

"The digital circuit engine design to convert the time domain information to the frequency domain information"

Related published paper on July 4, 2014, Izumo city , Japan

Weikun Liang, Yuji Yoshida, Kishi Fukakusa, Yoshiaki Hagiwara,

"Design and Performance Estimation of DFT Processing Circuits"

Institute of Electrical Engineers of Japan (IEEJ), Techinical Journel of IEEJ ICD ECT-14-060, July 4, 2012, Izumo-city, Japan

Weikun Liang, Yuji Yoshida, Kishi Fukakusa, Yoshiaki Hagiwara,

"Design and Performance Estimation of DFT Processing Circuits"

Institute of Electrical Engineers of Japan (IEEJ), Techinical Journel of IEEJ ICD ECT-14-060, July 4, 2012, Izumo-city, Japan

DFT is essential for voice and picture recognition. Normally DFT is processed by software, and the processing time is not negligible. This paper reports a challenge to design a DFT hardware engine circuit and estimate its performance by use of a recursive design procedure.

Normally DFT is processed by software. However, the processing time is not negligible. To build a powerful AI image sensor system, a DFT digital circuit real time hardware engine is strongly desired.



A simple case of the input signal $a(t) = cos(4\pi t / T)$ and the N = 8 sampling points

The frequency component vector A[] can be obtained by multiplying the input signal vector a[] by the DFT matrix DFT8[][].



A simple case of the input signal $a(t) = cos(4\pi t / T)$ and the N = 8 sampling points

for N = 2 points

DFT2() circuit block diagram

ADD() is a full adder function (circuit) and the multiplier function $x(\frac{1}{2})$ has the M value of ($\frac{1}{2}$).

DFT2() circuit function matrix

A[] = DFT2[][] a[] a[] ={ a[1], a[2] }



for N = 4 points



DFT4() circuit function matrix A[] = DFT4[][]a[] $a[] = \{a[1], a[2], a[3], a[4]\}$

A[]={A[1], A[2].A[3],A[4]}



for N = 4 points **DFT4()** Matrix **DFT2(1) DFT2(2)** Imaginary $\begin{vmatrix} A(2) \\ A(4) \end{vmatrix} = \frac{1}{4} \begin{bmatrix} -1 & 1 \\ 1 & 1 \end{bmatrix} \begin{vmatrix} a(1) \\ a(2) \end{vmatrix} + \frac{1}{4} \begin{bmatrix} -1 & 1 \\ 1 & 1 \end{bmatrix} \begin{vmatrix} a(3) \\ a(4) \end{vmatrix}$ j =W4 **DFT2(3)** $\begin{bmatrix} A(1) \\ A(3) \end{bmatrix} = \frac{1}{4} \begin{bmatrix} -1 & 1 \\ 1 & 1 \end{bmatrix} \begin{bmatrix} -j & \{ -a(1) + a(3) \} \\ \{ -a(2) + a(4) \} \end{bmatrix}$ $W_4^2 = -1$ Real 1 $W_4^4 = 1$ - 1 - 1 1 a(1) a(2) A(1) A(2) 1 - 1 - 1 1 a(3) a(4) T -j =W4 A(3) A(4) 1 - 1 -j DFT4 [m][n] = $\frac{1}{4} \exp(-\frac{2\pi m n j}{4})$ 1 1 1 1 for m = 1, 2, 3, 4 and n = 1, 2, 3, 4. Matrix DFT4(



DFT2() is a 2 bit DFT circuit and x(-j)() and $x(\frac{1}{4})()$ are multipliers with the M values of (-j) and $(\frac{1}{4})$ respectively.


DFT8() circuit block diagram

for N = 8 points

۹[]:	= DF	Т8[][]] a[]	matrix	for	Ν	=	8
----	----	------	-----	------	------	---	--------	-----	---	---	---



DFT [m][n] = $\frac{1}{8} \exp(-\frac{2\pi m n j}{8})$ for m = 1, 2, 3, 4, , , 8 and n = 1, 2, 3, 4, , , , 8

A[] = DFT8[][] a[]

Imaginary

Real

1

a[] ={ a[1], a[2],a[3].a[4], a[5], a[6],a[7].a[8] } A[]={A[1], A[2].A[3], A[4], A[5], A[6].A[7], A[8]}

Conventional Uniform Interval Δ(T/N) DFT () Sampling Scheme DFT8() circuit block diagram



Conventional Uniform Interval Δ(T/N) DFT () Sampling Scheme



Conventional Uniform Interval Δ(T/N) DFT () Sampling Scheme



Conventional DFT Case Ν **\Scrime** hm(t)A[m] a(t) = m=1 From k=1 to N, t[n]=kT/N and Ν $a[k] = a(kT/N) = \sum_{m=1}^{m} h_m (kT/N) A[m]$ $H[n][m] = h_m (nT/N)$ Matrix H[][] with each element value H[n][m],

$$a[n] = \sum_{m=1}^{N} H[n][m] A[m] ; a(t) = \sum_{m=1}^{N} h_m(t) A[m] ;$$
$$a[] = H[][] A[]$$
for N = 8 points

Conventional Uniform Interval Δ(T/N) DFT () Sampling Scheme



$$= \begin{pmatrix} 0 & 0 & 0 & -1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & -1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & -1 & 0 & 0 & 0 & 1 \\ -1 & 1 & -1 & 1 & -1 & 1 & -1 & 1 \\ 0 & 0 & 0 & -1 & 0 & 0 & 0 & 1 \\ 0 & -1 & 0 & 1 & 0 & -1 & 0 & 1 \\ 0 & 0 & 0 & -1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{pmatrix}$$

 $H[n][m] = h_m (nT/N)$

Matrix H[][] has each element H[n][m].

$$a[n] = \sum_{m=1}^{N} H[n][m] f[m] ; a(t) = \sum_{m=1}^{N} h_m(t) f[m]$$

$$for N = 8 points$$

$$a[] = H[][]A[]$$

Artificial Intelligent Image Sensor

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensor needs many kinds of powerful hardware real time engines. Nonuniform T/k Sampling Scheme with the Fast H [][] Transformation Matrix is also one of them.

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix





Design and Performance Estimation of DFT Processing Circuits

Japanese Patent Application JPA 2014-135497

filed on July 1, 2014 by Yoshiaki Hagiwara.

"The digital circuit engine design to convert the time domain information to the frequency domain information"

Related published paper on

Masaru TANAKA, Weikun LIANG, and Yoshiaki HAGIWARA,

"Digital Frequency Transformation Circuit for Time-wise Unequally Sampled Data"

THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS, IEICE Technical Report, August 25, 2015, Kumamoto-city, Japan

Masaru TANAKA, Weikun LIANG, and Yoshiaki HAGIWARA,

"Digital Frequency Transformation Circuit for Time-wise Unequally Sampled Data"

THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS, IEICE Technical Report, August 25, 2015, Kumamoto-city, Japan

DFT is essential for voice and picture recognition. Normally DFT is processed for Time-wise Equally Sampled Data. This paper reports a challenge to design a DFT circuit for Time-wise Unequally Sampled Data.

Key Words: DFT, Recursive Procedure, Digital Circuits Design, Circuit Simulation





Define $H_m(t)$ function ; m = 1;

for N = 8 points



Define $H_m(t)$ function ; m = 2; for N = 8 points



Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix Define H_m (t) function ; m = 2; for N = 8 points





Define $H_m(t)$ function ; m = 3;

for N = 8 points



Define $H_m(t)$ function ; m = 4;

for N = 8 points



Define $H_m(t)$ function ; m = 4; for N = 8 points

Define $H_m(t)$ function; m = 5;

for N = 8 points

Define $H_m(t)$ function ; m = 5; for N = 8 points

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix H_m (t) function; m = 6; for N = 8 points

 $H_{6}(t)$ 1 0 1 2 3 4 5 6 Ť Ť 2 -1 M=8; d=0.25T/m;m=6; Case(2)

Define $H_m(t)$ function ; m = 6; for N = 8 points

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix H_m(t) function; m = 7; for N = 8 points

 $H_7(t)$ 1 1 2 3 4 5 7 0 6 2 -1 M=8; d=0.25T/m;m=7; Case(2)

Define $H_m(t)$ function ; m = 7; for N = 8 points

 $H_m(t)$ function ; m = 8;

for N = 8 points

Define $H_m(t)$ function ; m = 8; for N = 8 points

Step(1) Define Hm(t) functionsNonuniform T/k Sampling SchemeStep(2) Define H[m][k]with Fast H [][] Transformation Matrix

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix We only need the bit shifter circuits for the matrix calculations. a[] = H[][]A[]; for N =1;

a[1] = [1]A[1]

A[] = H⁻¹[][] a[];

A[1] = (1/1)[1]a[1]

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix We only need the bit shifter circuits for the matrix calculations. a[] = H[][]A[]; for N =2;

a[1]	=	1 1		A[1]		
a[2]		-1	1	A[2]		

A[] = H⁻¹[][] a[];

$$\begin{vmatrix} A[1] \\ = (1/2) \begin{vmatrix} 1 & -1 \\ 1 & 1 \end{vmatrix} = a[1]$$
$$A[2] \begin{vmatrix} 1 & -1 \\ 1 & 1 \end{vmatrix} = a[2]$$

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix We only need the bit shifter circuits for the matrix calculations. a[] = H[][]A[]; for N =3;

a[1]		1	1	1	A[1]
a[2]	=	-1	1	-1	A[2]
a[3]		0	0	1	A[3]

A[]=H⁻¹[][]a[];

$$\begin{vmatrix} A[1] \\ A[2] \\ A[3] \end{vmatrix} = (1/2) \begin{vmatrix} 1 & -1 & -2 \\ 1 & 1 & 0 \\ 0 & 0 & 2 \end{vmatrix} \begin{vmatrix} a[1] \\ a[2] \\ a[3] \end{vmatrix}$$

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix We only need the bit shifter circuits for the matrix calculations. a[] = H[][]A[]; for N =4; $\begin{vmatrix} a[1] \\ a[2] \end{vmatrix} = \begin{vmatrix} 1 & 1 & 1 & 1 \\ -1 & 1 & -1 & -1 \end{vmatrix} \begin{vmatrix} A[1] \\ A[2] \\ a[3] \end{vmatrix} = \begin{vmatrix} -1 & 1 & -1 & -1 \\ 0 & 0 & 1 & 0 \end{vmatrix} \begin{vmatrix} A[2] \\ A[3] \\ a[4] \end{vmatrix}$ $A[] = H^{-1}[][]a[];$ $\begin{vmatrix} A[1] \\ A[2] \\ A[3] \\ A[4] \end{vmatrix} = (1/4) \begin{vmatrix} 2 & -2 & -4 & 0 & | & a[1] \\ 1 & 1 & 0 & -2 & | & a[2] \\ 0 & 0 & 4 & 0 & | & a[3] \\ a[4] & 1 & 1 & 0 & 2 & | & a[4] \end{vmatrix}$

Nonuniform T/k Sampling Scheme with Fast H [][] Transformation Matrix We only need the bit shifter circuits for the matrix calculations. a[] = H[][]A[]; for N = 5; $A[] = H^{-1}[][] a[];$ $\begin{vmatrix} A[1] \\ A[2] \\ A[3] \\ A[3] \\ A[4] \\ A[5] \end{vmatrix} = (1/4) \begin{vmatrix} 2 & -2 & -4 & 0 & -4 \\ 1 & 1 & 0 & -2 & 0 \\ 0 & 0 & 4 & 0 & 0 \\ 1 & 1 & 0 & 2 & 0 \\ 0 & 0 & 0 & 0 & 4 \end{vmatrix} \begin{vmatrix} a[1] \\ a[2] \\ a[3] \\ a[4] \\ a[4] \\ a[5] \end{vmatrix}$

Block Diagram of (T/k) Delay Pulse Generator



 $A[] = H^{-1}[][] a[];$

Block Diagram of (T/k) Delay Pulse Generator



Block Diagram of (T/k) Delay Pulse Generator



 $A[] = H^{-1}[][] a[];$

Block Diagram of (T/k) Delay Pulse Generator



Block Diagram of (T/k) Delay Pulse Generator





Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Digital Circuit Design for Visitor Counter System



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Digital Circuit Design for Visitor Counter System





Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Digital Circuit Design for Visitor Counter System



9 Artificial Intelligent Image Sensor

Digital Circuit Design for Home Care System



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor



Yoshiaki Hagiwara

9 Artificial Intelligent Image Sensor

Artificial Intelligent Image Sensors use many dedicated real time hardware engines. To direct an image sensor pin-pointed to the right object quickly, a servomotor controlled digital feedback system is desired and being built with many tools including high performance CMOS digital circuits and clever software designs.



AIBO Model ERS-210



 $AIBO \, Model \, SDR\text{-}3$

